

Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

Search R	esults			BROWSE	SEARCH	IEEE XPLORE	GUIDE	
Your sea	rch matched 13 of 1	168854 dod	cume	n d> (bus cycle<in>metadata)"</in> ents. to a page, sorted by Relevance ir	n Descending orde	er.	⊠ e-mail	
» <u>View Ses</u>	sion History							
» <u>New Search</u> » Key		Wodify Search (processor <in>metadata) <and> (bus cycle<in>metadata) \$\int_{\text{search}}\$</in></and></in>						
	Display Format:							
iee Jnl							E문 J%는 IEE Journal or Magazine	
ieee Cnf	IEEE Conference Proceeding	Select	Ā	rticle information				
IEE CNF	IEE Conference Proceeding			An easy-to-use approach for pr Chung-Ho Chen; Feng-Fu Lin;		l system design		
IEEE STD	IEEE Standard	•		Computers, IEEE Transactions or Volume 48, Issue 8, Aug. 1999 F				
				AbstractPlus References Full T	ext: <u>PDF</u> (296 KB)	ieee jnl		
		n		Emulation techniques for micro Melear, C.; WESCON/97. Conference Procee 4-6 Nov. 1997 Page(s):544 - 553		nternal caches and	multiple exe	
				AbstractPlus Full Text: PDF(696	KB) IEEE CNF			
				T-Rex, a blade packaging archit Katopis, G.A.; Becker, W.D.; Harr Advanced Packaging, IEEE Trans Technology, Part B: Advanced Pa Volume 28, Issue 1, Feb. 2005 F	er, H.H.; sactions on [see als ackaging, IEEE Tra	so Components, Pac	kaging and M	
				AbstractPlus Full Text: PDF(121	6 KB) JEEE JNL			
		.		Embedding pyramids in array p Guo, Z.; Melhem, R.G.; Application Specific Array Proces 5-7 Sept. 1990 Page(s):665 - 676	sors, 1990. Procee		ional Confere	

5. Parallel algorithms for the medial axis transform on linear arrays with a reconfigu bus system

Horng-Ren Tsai;

Parallel and Distributed Systems, 2002. Proceedings. Ninth International Conference o 17-20 Dec. 2002 Page(s):123 - 128

AbstractPlus | Full Text: PDF(397 KB) | IEEE CNF

AbstractPlus | Full Text: PDF(436 KB) | IEEE CNF

A Parallel Implementation of the Message-Passing Decoder of LDPC Codes Using Reconfigurable Optical Model

> Babvey, S.; Bourgeois, A.G.; Fernandez-Zepeda, J.A.; McLaughlin, S.W.; Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Compt First ACIS International Workshop on Self-Assembling Wireless Networks. SNPD/SAW

		International Conference on 23-25 May 2005 Page(s):288 - 293
		AbstractPlus Full Text: PDF(136 KB) IEEE CNF
	7.	VME bus performance in multiprocessor systems Mayer, G.; Voy, D.; Particle Accelerator Conference, 1989. 'Accelerator Science and Technology'., Proceed IEEE 20-23 March 1989 Page(s):1654 - 1656 vol.3
		AbstractPlus Full Text: PDF(136 KB) IEEE CNF
	8.	Design of 32-bit TX2 microprocessor based on TRON specifications Goto, H.; Otaguro, Y.; Utsumi, T.; Masuda, E.; Nozuyama, Y.; Mitaya, M.; TRON Project International Symposium. 1993., The 10th 1-2 Dec. 1993 Page(s):68 - 77
		AbstractPlus Full Text: PDF(740 KB) IEEE CNF
	9.	Memory bandwidth optimizations for wide-bus machines Alexander, M.A.; Bailey, M.W.; Childers, B.R.; Davidson, J.W.; Jinturkar, S.; System Sciences, 1993, Proceeding of the Twenty-Sixth Hawaii International Conferent Volume i, 5-8 Jan 1993 Page(s):466 - 475 vol.1
•		AbstractPlus Full Text: PDF(924 KB) IEEE CNF
	10	. Hardware/software selected cycle solution Wilson, J.; Hardware/Software Codesign, 1994., Proceedings of the Third International Workshop 22-24 Sept. 1994 Page(s):190 - 194
		AbstractPlus Full Text: PDF(304 KB) IEEE CNF
	11.	. An asynchronous approach to efficient execution of programs on adaptive architerpgas Agarwal, L.; Wazlowski, M.; Ghosh, S.; FPGAs for Custom Computing Machines, 1994. Proceedings. IEEE Workshop on 10-13 April 1994 Page(s):101 - 110
		AbstractPlus Full Text: PDF(836 KB) IEEE CNF
.	12.	The efficient bus arbitration scheme in SoC environment Chang Hee Pyoun; Chi Ho Lin; Hi Seok Kim; Jong Wha Chong; System-on-Chip for Real-Time Applications, 2003. Proceedings. The 3rd IEEE Internation
		30 June-2 July 2003 Page(s):311 - 315 <u>AbstractPlus</u> Full Text: <u>PDF(</u> 319 KB)
	13.	System level power modeling and simulation of high-end industrial network-on-one Bona, A.; Zaccaria, V.; Zafalon, R.; Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings Volume 3, 16-20 Feb. 2004 Page(s):318 - 323 Vol.3
		AbstractPlus Full Text: PDF(315 KB) IEEE CNF

#Inspec*

Help Contact Us Privacy &:

© Copyright 2005 IEEE --



Web Images Groups News Froogle Local more »

bus cycle, processor

Search

Advanced Search Preferences

Web

Results 1 - 10 of about 1,020,000 for bus cycle, processor. (0.42 seconds)

[РРТ] The Intel486 Processor Basic Bus Cycle

File Format: Microsoft Powerpoint 97 - View as HTML
Basic 486 Processor Read Bus Cycle. Basic 486 Processor Write Bus
Cycle. References. Basic Operation of the 486 Processor ...
www.cs.umb.edu/hss/seminars/1996/dg2.ppt - Similar pages

[PPT] Homework

File Format: Microsoft Powerpoint 97 - View as HTML
On each fetch cycle, processor. Puts signal M/IO# = 1 on control bus ... Reads next instruction on data bus. 16. Fetch Cycle.
Processor ...

www.cs.umb.edu/~bobw/CS241/Lecture03.ppt - Similar pages

Sponsored Links

XP 1600+ 1.4Ghz Processor CPU

Computers & Networking at eBay www.eBay.com

Athlon XP 2800+

2.08GHz, 512KB, 333MHz, Socket A OEM

www.pricegrabber.com

Bus Cycles

Here's the 10 minute introduction to **bus cycles**, so you can at least look ... The biggest difference is that during a Write **cycle** the **processor** drives ... www.ganssle.com/articles/abuscyc.htm - 22k - Cached - Similar pages

Tektronix MBD: TLA Family Processor and Bus Supports

TLA family processor and bus supports provide you with an easy-to-use acquisition ... This allows the TLA to acquire every bus cycle in real-time without ... www.tek.com/Measurement/logic_analyzers/index/micro/ - 9k - Cached - Similar pages

Patent 5701422: Method for ensuring cycle ordering requirements ...

3, processor 212 gains ownership of node bus 230 and initiates a read request ... A write to this line will cause a write-through cycle to the memory bus. ... www.freepatentsonline.com/5701422.html - 46k - Cached - Similar pages

Patent 5163143: Enhanced locked bus cycle control in a cache ...

a. in mode one all **processor bus lock cycle** signals are passed to said cache memory ... A method of controlling **processor** locked **bus cycle** operation of a ... www.freepatentsonline.com/5163143.html - 43k - <u>Cached - Similar pages</u> [More results from www.freepatentsonline.com]

PDP11/20

18 bit memory address; RUN - **processor** running; **BUS** - **bus** busy; FETCH - instruction fetch **bus cycle**; EXEC - instruction execute phase; 16 bit data display ... www.psych.usyd.edu.au/pdp-11/11_20.html - 5k - <u>Cached</u> - <u>Similar pages</u>

Direct Memory Access (DMA)

During any given **bus cycle**, one of the system components connected to the system **bus** ... The DMAC effectively steals **cycles** from the **processor** in order to ... www.electronics.dit.ie/staff/tscarff/DMA/dma.htm - 8k - <u>Cached</u> - <u>Similar pages</u>

Power Management Features On The Embedded Ultra Low-Power Intel486 ...

The processor will issue a normal HALT bus cycle when entering this state. ... If this occurs, the processor will generate a Stop Grant bus cycle and enter ... www.intel.com/design/intarch/papers/lp486.htm - 19k - Jun 11, 2005 - Cached - Similar pages

[РРТ] Operating System

File Format: Microsoft Powerpoint 97 - View as HTML

DRAM Addresses. DRAM Data Bus. Processor Clock Speed. ISA Bus. IDE Bus ... On all


instruction cycle processor accesses memory at least once ... www.iub.edu.bd/soc/csc413/OS%20-s1.ppt - <u>Similar pages</u>

Goooooooogle >

Result Page: 1 <u>2 3 4 5 6 7 8 9 10</u>

Next

Free! Get the Google Toolbar. Download Now - About Toolbar



bus cycle, processor Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2005 Google